Semiconductor device package thermal conduit

ABSTRACT

A packaged electronic device includes an integrated circuit and an electrically non-conductive encapsulation material in contact with the integrated circuit. A thermal conduit extends from an exterior of the package, through the encapsulation material, to the integrated circuit. The thermal conduit has a thermal conductivity higher than the encapsulation material contacting the thermal conduit. The thermal conduit includes a cohered nanoparticle film. The cohered nanoparticle film is formed by a method which includes an additive process.

FIELD OF THE INVENTION

This disclosure relates to the field of integrated circuits. More particularly, this disclosure relates to thermal management in integrated circuits.

BACKGROUND OF THE INVENTION

Integrated circuits frequently generate undesired heat in some active components. It is sometimes desired to remove the heat through a heat sink or other passive structure. It is sometimes desired to divert the heat from thermally sensitive components in the integrated circuit. Managing excess heat in integrated circuits has become increasingly problematic.

SUMMARY OF THE INVENTION

The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the disclosure. This summary is not an extensive overview of the disclosure, and is neither intended to identify key or critical elements of the disclosure, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present some concepts of the disclosure in a simplified form as a prelude to a more detailed description that is presented later.

A packaged electronic device includes an integrated circuit and an electrically non-conductive encapsulation material in contact with the integrated circuit. A thermal conduit extends from an exterior of the package, through the encapsulation material, to the integrated circuit. The thermal conduit has a thermal conductivity higher than the encapsulation material contacting the thermal conduit. The thermal conduit includes a cohered nanoparticle film. The cohered nanoparticle film is formed by a method which includes an additive process.

DESCRIPTION OF THE VIEWS OF THE DRAWINGS

FIG. 1A and FIG. 1B are cross sections of an example packaged electronic device containing a thermal conduit according to an embodiment of the invention.

FIG. 2A and FIG. 2B are cross sections of another example packaged electronic device containing a thermal conduit according to an embodiment of the invention.

FIG. 3A through FIG. 3E are cross sections of a packaged electronic device depicted in successive stages of an example method of formation of a thermal conduit according to an embodiment of the invention.

FIG. 4A through FIG. 4G are cross sections of a packaged electronic device depicted in successive stages of another example method of formation of a thermal conduit according to an embodiment of the invention.

FIG. 5 is a cross section of an example packaged electronic device which includes a combined thermal routing structure according to an embodiment of the invention.

DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

The present disclosure is described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the disclosure. Several aspects of the disclosure are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide an understanding of the disclosure. One skilled in the relevant art, however, will readily recognize that the disclosure can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the disclosure. The present disclosure is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present disclosure.

The following co pending patent applications are related and hereby incorporated by reference: U.S. patent application Ser. No. 15/361,390, U.S. patent application Ser. No. 15/361,394, U.S. patent application Ser. No. 15/361,397, U.S. patent application Ser. No. 15/361,399, U.S. patent application Ser. No. 15/361,401, all filed simultaneously with this application. With their mention in this section, these patent applications are not admitted to be prior art with respect to the present invention.

Terms such as “top,” “bottom,” “front,” “back,” “over,” “above,” “under,” “below,” and such, may be used in this disclosure. These terms should not be construed as limiting the position or orientation of a structure or element, but should be used to provide spatial relationship between structures or elements.

For the purposes of this disclosure, the term “instant top surface” of an integrated circuit is understood to refer to the top surface of the integrated circuit which exists at the particular step being disclosed. The instant top surface may change from step to step in the formation of the integrated circuit.

For the purposes of this disclosure, the term “lateral” is understood to refer to a direction parallel to a plane of an instant top surface of the integrated circuit, and the term “vertical” is understood to refer to a direction perpendicular to the plane of the instant top surface of the integrated circuit.

FIG. 1A and FIG. 1B are cross sections of an example packaged electronic device containing a thermal conduit according to an embodiment of the invention. Referring to FIG. 1A, the packaged electronic device 100 includes an integrated circuit 102. The integrated circuit 102 has a substrate 104 which includes a semiconductor material such as silicon or gallium nitride. The integrated circuit 102 includes active devices such as transistors disposed in the substrate 104. The integrated circuit 102 further includes an interconnect region 106 contacting the substrate 104. In the instant example, the integrated circuit 102 includes bond pad structures 108 disposed proximate to a top surface 110 of the interconnect region 106. The top surface 110 of the interconnect region 106 is located at a surface of the interconnect region 106 opposite to the substrate 104. In the instant example, the integrated circuit 102 is disposed on a lead frame 112 of the packaged electronic device 100. The lead frame 112 includes a plurality of leads 114. A plurality of the bond pad structures 108 may be electrically coupled to the leads 114 by wire bonds 116. Other structures that provide electrical connections to the leads 114, such as beam leads, are within the scope of the instant example. The packaged electronic device 100 further includes an encapsulation material 118 contacting the integrated circuit 102. The encapsulation material 118 is electrically non-conductive. The encapsulation material 118 may include, for example, an organic polymer material such as epoxy. The encapsulation material 118 may provide mechanical support for the lead frame 112.

The packaged electronic device 100 includes a thermal conduit 120 extending through the encapsulation material 118 to the integrated circuit 102. In the instant example, the thermal conduit 120 may extend to a metal pad 122 of the integrated circuit 102 located at the top surface 110 of the interconnect region 106. In alternate versions of the instant example, the thermal conduit 120 may extend into the interconnect region 106. The metal pad 122, which may be formed concurrently with the bond pad structures, may be thermally coupled to a heat-generating component of the integrated circuit 102. In the instant example, the thermal conduit 120 may extend to, and be thermally coupled to, a heat sink structure 124 located externally to the encapsulation material 118. The thermal conduit 120 has a higher thermal conductivity than the encapsulation material 118 that touches the thermal conduit 120. Thermal conductivity may be understood as a property of a material, and may be expressed in units of watts/meter ° C. Thus, the thermal conduit 120 may conduct heat from the integrated circuit 102 to the heat sink structure 124 more effectively than the encapsulation material 118, advantageously reducing an operating temperature for the components of the integrated circuit 102.

The thermal conduit 120 includes a cohered nanoparticle film 126 that includes primarily nanoparticles 128, shown in more detail in FIG. 1B. In a version of the instant example depicted in FIG. 1B, the cohered nanoparticle film 126 substantially fills the thermal conduit 120. Adjacent nanoparticles 128 cohere to each other. There may be inorganic functional molecules, for example silane-based molecules comprising silicon and oxygen, on surfaces of the nanoparticles 128. The cohered nanoparticle film 126 is substantially free of an organic binder material such as adhesive or polymer.

In one version of the instant example, as depicted in FIG. 1A and FIG. 1B, the thermal conduit 120 may be electrically non-conductive, and the nanoparticles 128 may include, for example, aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, and/or aluminum nitride. In another version of the instant example, also as depicted in FIG. 1A and FIG. 1B, the thermal conduit 120 may be electrically conductive. In such a version, the nanoparticles 128 may include, for example, metal, graphene, graphene embedded in metal, graphite, graphitic carbon, and/or carbon nanotubes. In a further version of the instant example, the nanoparticles 128 may include a metal suitable for catalysis of graphitic material, and the thermal conduit 120 may include a layer of graphitic material on the cohered nanoparticle film 126.

FIG. 2A and FIG. 2B are cross sections of another example packaged electronic device containing a thermal conduit according to an embodiment of the invention. Referring to FIG. 2A, the packaged electronic device 200 includes an integrated circuit 202. The integrated circuit 202 has a substrate 204 which includes a semiconductor material. The integrated circuit 202 further includes an interconnect region 206 contacting the substrate 204. In the instant example, the integrated circuit 202 includes bump pad structures 208 disposed proximate to a top surface 210 of the interconnect region 206. The top surface 210 of the interconnect region 206 is located at a surface of the interconnect region 206 opposite to the substrate 204. In the instant example, the integrated circuit 202 is disposed on a chip carrier 212 of the packaged electronic device 200. The chip carrier 212 includes a plurality of leads 214. A plurality of the bump pad structures 208 may be electrically coupled to the leads 214 by solder bumps 216. Other structures that provide electrical connections to the leads 214, such as an anisotropically conductive adhesive, are within the scope of the instant example. The packaged electronic device 200 further includes an encapsulation material 218 contacting the integrated circuit 202. In the instant example, the encapsulation material 218 contacts a back surface 219 of the substrate 204. The back surface 219 of the substrate 204 is located at a surface of the substrate 204 opposite to the interconnect region 206. The encapsulation material 218 is electrically non-conductive. The encapsulation material 218 may include, for example, an organic polymer material.

The packaged electronic device 200 includes a plurality of thermal conduits 220 extending through the encapsulation material 218 to the integrated circuit 202. In the instant example, the thermal conduits 220 may extend to the back surface 219 of the substrate 204 of the integrated circuit 202. In some versions of the instant example, the thermal conduits 220 may optionally extend into the substrate 204. In the instant example, the thermal conduits 220 may extend to, and be thermally coupled to, a temperature measurement structure 224 located externally to the encapsulation material 218. The temperature measurement structure 224 may be a thermistor, as depicted schematically in FIG. 2A, or may be a thermocouple junction, or the like. The thermal conduits 220 have a higher thermal conductivity than the encapsulation material 218 that touches the thermal conduits 220. Thus, the thermal conduits 220 may conduct heat from the integrated circuit 202 to the temperature measurement structure 224 more effectively than the encapsulation material 218, advantageously providing a more accurate temperature measurement of the integrated circuit 202.

Each of the thermal conduits 220 has a structure shown in FIG. 2B. Referring to FIG. 2B, each thermal conduit 220 includes a cohered nanoparticle film 226 that includes nanoparticles 228. In a version of the instant example depicted in FIG. 2B, the cohered nanoparticle film 226 extends along a bottom and sides of the thermal conduits 220. Adjacent nanoparticles 228 cohere to each other. There may be inorganic functional molecules on surfaces of the nanoparticles 228. The cohered nanoparticle film 226 is substantially free of an organic binder material such as adhesive or polymer. In the instant example, the nanoparticles 228 include one or more metals suitable for catalysis of graphitic material. The nanoparticles 228 may include, for example, copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum, and/or gold. A layer of graphitic material 230 is disposed on the cohered nanoparticle film 226. The graphitic material 230 may include graphite, graphitic carbon, graphene, and/or carbon nanotubes or the like. In an alternate version of the instant example the thermal conduits 220 may include primarily electrically non-conductive nanoparticles and/or electrically conductive nanoparticles, as described in reference to FIG. 1A and FIG. 1B.

FIG. 3A through FIG. 3E are cross sections of a packaged electronic device depicted in successive stages of an example method of formation of a thermal conduit according to an embodiment of the invention. Referring to FIG. 3A, the packaged electronic device 300 includes an integrated circuit 302 and encapsulation material 318 that contacts the integrated circuit 302. In the instant example, the encapsulation material 318 is initially disposed in a region for the subsequently-formed thermal conduit. A subtractive process 334 removes the encapsulation material 318 to form a conduit hole 332 in the region for the subsequently-formed thermal conduit. A subtractive process may be understood as a process which removes material to attain a desired structure. The subtractive process 334 may include a laser ablation operation using a laser cutter apparatus 336 as depicted in FIG. 3A. Alternately, the subtractive process 334 may include a plasma etch process, a mechanical removal process such as a drilling operation, or a wet etch process. The subtractive process 334 may be continued until the integrated circuit 302 is exposed in the conduit hole 332.

Referring to FIG. 3B, a first nanoparticle ink film 338 is formed by dispensing a first nanoparticle ink 340 by a first additive process 342 into the conduit hole 332. For the purposes of this disclosure, an additive process may be understood to dispose the nanoparticles in a desired area and not dispose the nanoparticles outside of the desired area, so that it is not necessary to remove a portion of the dispensed nanoparticles to produce a final desired shape of the nanoparticles. Additive processes may enable forming films in desired areas without photolithographic processes and subsequent etch processes, thus advantageously reducing fabrication cost and complexity. The first nanoparticle ink 340 includes the nanoparticles and a carrier fluid. The first nanoparticle ink 340 may be, for example, an ink, a slurry, or a sol gel. The nanoparticles may include materials described for the nanoparticles 128 in reference to FIG. 1A and FIG. 1B, or as described for the nanoparticles 228 in reference to FIG. 2A and FIG. 2B. The first nanoparticle ink 340 is dispensed into the conduit hole 332, and is not dispensed over the encapsulation material 318 adjacent to the conduit hole 332. The first additive process 342 may include an electrostatic deposition process using an electrostatic dispense apparatus 344 as indicated in FIG. 3B. The packaged electronic device 300 and the electrostatic dispense apparatus 344 may be configured to move laterally with respect to each other to provide a desired dispensing pattern for the first nanoparticle ink film 338. The electrostatic dispense apparatus 344 may have a plurality of dispensing ports which may be independently activated in parallel to provide a desired throughput for the first additive process 342. Other manifestations of the first additive process 342, such as a discrete droplet dispense process, a continuous extrusion process, a direct laser transfer process, or an electrochemical deposition process are within the scope of the instant example. In the instant example, the first nanoparticle ink film 338 fills the conduit hole 332 partway, but not completely.

Referring to FIG. 3C, the first nanoparticle ink film 338 of FIG. 3B is heated by a first bake process 346 to remove at least a portion of a volatile material from the first nanoparticle ink film 338 to form a first nanoparticle film 348 which includes primarily nanoparticles. The first bake process 346 may be a radiant heat process, using, for example, an incandescent light source 350, as indicated schematically in FIG. 3C, or infrared light emitting diodes (IR LEDs). Alternatively, the first bake process 346 may be a hot plate process or an oven process. The first bake process 346 may be performed in a partial vacuum, or in an ambient with a continuous flow of gas, sometimes referred to as a forced convection process, to enhance removal of the volatile material.

Referring to FIG. 3D, the first nanoparticle film 348 of FIG. 3C is heated by a first cohesion inducing process 352 so that adjacent nanoparticles cohere to each other, to form a first cohered nanoparticle film 354. The temperature required for the nanoparticles to cohere to each other is a function of the size of the nanoparticles. Smaller nanoparticles may be heated at lower temperatures than larger nanoparticles to attain a desired cohesion of the nanoparticles. The nanoparticles may be selected to enable cohesion at a temperature compatible with the integrated circuit components and structures. Cohesion may occur by a process that includes a physical mechanism involving diffusion of atoms between the adjacent nanoparticles. Cohesion may also occur by a process that includes a chemical mechanism involving reaction of atoms between the adjacent nanoparticles. The first cohesion inducing process 352 may include a scanned laser heating process using a scanning laser apparatus 356 as depicted schematically in FIG. 3D. The scanning laser apparatus 356 may be configured to selectively apply heat to the first nanoparticle film 348.

In one variation of the instant example, the first cohesion inducing process 352 may include a flash heating process, which applies radiant energy for 1 microsecond to 10 microseconds. In another variation, the first cohesion inducing process 352 may include a spike heating process, which applies radiant energy 100 milliseconds to 5 seconds. In an alternate version of the instant example, the first bake process 346 described in reference to FIG. 3C may be combined with the first cohesion inducing process 352, wherein thermal power applied to the first nanoparticle film 348 is ramped to first remove the volatile material, followed by inducing cohesion of the nanoparticles. Other methods of inducing cohesion between the nanoparticles are within the scope of the instant example.

Referring to FIG. 3E, formation of the packaged electronic device 300 is continued by forming a second cohered nanoparticle film 358 in the conduit hole 332 on the first cohered nanoparticle film 354. The second cohered nanoparticle film 358 includes nanoparticles; adjacent nanoparticles in the second cohered nanoparticle film 358 cohere to each other. The second cohered nanoparticle film 358 may be formed by a process sequence that is similar to the steps disclosed in reference to FIG. 3B through FIG. 3D. The nanoparticles in the second cohered nanoparticle film 358 may have a similar composition to the nanoparticles in the first cohered nanoparticle film 354. Alternatively, the second cohered nanoparticle film 358 may be formed by a different process sequence, and the nanoparticles in the second cohered nanoparticle film 358 may have a different composition.

Formation of the packaged electronic device 300 is subsequently continued by forming a third cohered nanoparticle film 360 in the conduit hole 332 on the second cohered nanoparticle film 358. The third cohered nanoparticle film 360 also includes nanoparticles, and adjacent nanoparticles in the third cohered nanoparticle film 360 cohere to each other. A mix of electrically conductive nanoparticles and electrically non-conductive nanoparticles may be used in the first cohered nanoparticle film 354, the second cohered nanoparticle film 358, and the third cohered nanoparticle film 360 to provide a desired balance between electrical isolation and thermal conductivity. A combination of the first cohered nanoparticle film 354, the second cohered nanoparticle film 358, and the third cohered nanoparticle film 360 provide the thermal conduit 320. The thermal conduit 320 extends through the encapsulation material 318 to the integrated circuit 302 as depicted in FIG. 3E. The thermal conduit 320 has a higher thermal conductivity than the encapsulation material 318 contacting the thermal conduit 320. The thermal conduit 320 may contact a substrate or an interconnect region of the integrated circuit 302.

FIG. 4A through FIG. 4G are cross sections of a packaged electronic device depicted in successive stages of another example method of formation of a thermal conduit according to an embodiment of the invention. Referring to FIG. 4A, formation of the packaged electronic device 400 begins with placing an integrated circuit 402 in an encapsulation apparatus 462 which includes a mold 464 and a conduit insert 466. The integrated circuit 402 may be assembled to a lead frame, a chip carrier, or other assembly component, not shown. The conduit insert 466 occupies a region for the subsequently-formed thermal conduit. The conduit insert 466 may be a permanent part of the encapsulation apparatus 462, or may be made of sacrificial material for one-time use. The conduit insert 466 extends from the integrated circuit 402 to the mold 464.

Referring to FIG. 4B, encapsulation material 418 is disposed into the encapsulation apparatus 462, substantially filling a space between the integrated circuit 402 and the mold 464. The encapsulation material 418 is excluded from the region for the subsequently-formed thermal conduit by the conduit insert 466. The encapsulation material 418 contacts the integrated circuit 402. The encapsulation material 418 may include, for example, an organic polymer such as epoxy. The encapsulation material 418 may include inorganic filler particles to improve stability at temperatures encountered in subsequent steps to form the thermal conduit. The mold 464 and the conduit insert 466 may be left in place until the encapsulation material 418 attains a desired state, for example, until the encapsulation material 418 cures, sets, or hardens.

Referring to FIG. 4C, the mold 464 and conduit insert 466, both shown in FIG. 4B, are removed, leaving the encapsulation material 418 in contact with the integrated circuit 402 to form a part of the packaged electronic device 400. The conduit insert 466 may be removed with the mold 464, or may be removed separately, leaving a conduit hole 432 through the encapsulation material 418. The conduit hole 432 extends to the integrated circuit 402.

Referring to FIG. 4D, a nanoparticle ink film 438 is formed by dispensing a nanoparticle ink 440 by an additive process 442 into the conduit hole 432. The additive process 442 may use a discrete droplet dispensing apparatus 444, as indicated in FIG. 4D, such as an ink jet apparatus. Other manifestations of the additive process 442, such as a continuous extrusion process, a direct laser transfer process, an electrostatic deposition process, or an electrochemical deposition process, are within the scope of the instant example. The nanoparticle ink film 438 is disposed on a bottom and on sidewalls of the conduit hole 432 as depicted in FIG. 4D, contacting the integrated circuit 402. The nanoparticle ink 440 includes the nanoparticles and a carrier fluid. The nanoparticle ink 440 may be, for example, an ink, a slurry, or a sol gel. The nanoparticles include metals appropriate for subsequent catalysis of graphitic material, for example the metals described in reference to FIG. 2B. There may be inorganic functional molecules on surfaces of the nanoparticles. The nanoparticle ink 440 is dispensed into the conduit hole 432, and is not dispensed over the encapsulation material 418 adjacent to the conduit hole 432.

Referring to FIG. 4E, the nanoparticle ink film 438 of FIG. 4D is heated by a bake process 446 to remove at least a portion of a volatile material from the nanoparticle ink film 438 to form a nanoparticle film 448 which includes primarily nanoparticles. The bake process 446 may be a radiant heat process using, for example infrared light emitting diodes (IR LEDs) 450, as indicated schematically in FIG. 4E. Using IR LEDs 450 in a scanned system may enable applying the radiant heat to substantially heat only the nanoparticle ink film 438 while not applying the radiant heat to areas of the encapsulation material 418 outside of the conduit hole 432, advantageously reducing risk of thermal damage to the encapsulation material 418. Alternatively, the bake process 446 may use another radiant heat source such as an incandescent lamp, or may be an oven process.

Referring to FIG. 4F, the nanoparticle film 448 of FIG. 4E is heated by a cohesion inducing process 452 so that adjacent nanoparticles cohere to each other, to form a cohered nanoparticle film 454 in the conduit hole 432. The nanoparticles may be selected to enable cohesion at a temperature compatible with the encapsulation material 418. Cohesion may occur by a process that includes a physical mechanism and/or a chemical mechanism. The cohesion inducing process 452 may include a spike heating process, which provides radiant energy from an incandescent source 456 as depicted in FIG. 4F. Alternatively, the nanoparticle film 448 may be heated by a scanned laser heating process or a flash heating process.

Referring to FIG. 4G, a graphitic material 430 is selectively formed in the conduit hole 432 on the cohered nanoparticle film 454 by a graphitic material plasma enhanced chemical vapor deposition (PECVD) process. In the graphitic material PECVD process, the packaged electronic device 400 is heated, for example to a temperature of 200° C. to 400° C. A carbon-containing reagent gas, denoted in FIG. 4G as “CARBON REAGENT GAS” is flowed over the encapsulation material 418. The carbon-containing reagent gas may include, for example, methane, straight chain alkanes such as ethane, propane and/or butane, alcohols such as ethanol, and/or cyclic hydrocarbons such as cyclobutane or benzene. Additional gases, such as hydrogen, argon and/or oxygen, may be flowed over the integrated circuit 400. Radio frequency (RF) power, denoted in FIG. 4G as “RF POWER” is applied to the carbon-containing reagent gas to generate carbon radicals above the packaged electronic device 400. The metal in the cohered nanoparticle film 454 catalyzes the carbon radicals to react to form a first layer of the graphitic material 430 selectively on the cohered nanoparticle film 454. Subsequent layers of the graphitic material 430 are formed selectively on the previously formed layers of graphitic material 430, so that the graphitic material 430 is formed in the conduit hole 432, and graphitic material is not formed elsewhere on the encapsulation material 418. The graphitic material 430 is electrically conductive. A combination of the cohered nanoparticle film 454 and the graphitic material 430 provide the thermal conduit 420.

FIG. 5 is a cross section of an example packaged electronic device which includes a combined thermal routing structure according to an embodiment of the invention. The packaged electronic device 500 includes an integrated circuit 502, which includes a substrate 504 comprising a semiconductor material 568. The integrated circuit 502 further includes an interconnect region 506 disposed above the substrate 504. Active components 570 are disposed in the substrate 504 and the interconnect region 506, at a boundary 572 between the substrate 504 and the interconnect region 506. The active components 570 may be, for example, MOS transistors, bipolar junction transistors, JFETs, and/or SCRs. The active components 570 may be laterally separated by field oxide 574 at the boundary 572 between the substrate 504 and the interconnect region 506.

The interconnect region 506 may include contacts 576, interconnects 578 and vias 580 disposed in a dielectric layer stack 582. Some of the interconnects 578 are disposed in a top interconnect level 584 which is located at a top surface 586 of the interconnect region 506. The top surface 586 of the interconnect region 506 is located at a surface of the interconnect region 506 opposite from the boundary 572 between the substrate 504 and the interconnect region 506. Bond pad structures 508 may be disposed over the top surface 586, and are electrically coupled to the interconnects 578 in the top interconnect level 584. A protective overcoat 588 is disposed over the top surface 586 of the interconnect region 506. In the instant example, the integrated circuit 502 may be assembled using wire bonds 590 on some of the bond pad structures 508. The integrated circuit 502 is packaged by encapsulation in an encapsulation material 518 which contacts the integrated circuit 502.

The packaged electronic device 500 of the instant example includes the combined thermal routing structure 592, which extends from inside the substrate 504 through the interconnect region 506, and through the organic polymer encapsulation material 518. The combined thermal routing structure 592 may conduct heat generated by the components 570 to a heat removal apparatus, such as a heat sink, not shown in FIG. 5, located outside of the packaged electronic device 500, which may advantageously reduce an operating temperature of the components 570. The combined thermal routing structure 592 includes a thermal conduit 520 disposed through the encapsulation material 518 to the integrated circuit 502 according to any of the examples disclosed herein.

The combined thermal routing structure 592 may include a thermal routing trench 594 disposed in the substrate 504. The thermal routing trench 594 may surround a portion of the components 570 and may be connected to each other at locations out of the plane of FIG. 5. The thermal routing trench 594 may have a structure and may be formed, for example, as described in the commonly assigned patent application having patent application Ser. No. 15/361,397, filed simultaneously with this application, and which is incorporated herein by reference.

The combined thermal routing structure 592 may include an interconnect region thermal routing structure 596 disposed in the interconnect region 506. The interconnect region thermal routing structure 596 may surround a portion of the components 570 and may be connected to each other at locations out of the plane of FIG. 5. The interconnect region thermal routing structure 596 may have a structure and may be formed, for example, as described in the commonly assigned patent application having patent application Ser. No. 15/361,394, filed simultaneously with this application, and which is incorporated herein by reference.

The combined thermal routing structure 592 may include high thermal conductivity vias 598 disposed in the interconnect region 506. The high thermal conductivity vias 598 may have structures and may be formed, for example, as described in the commonly assigned patent application having patent application Ser. No. 15/361,399, filed simultaneously with this application, and which is incorporated herein by reference.

The combined thermal routing structure 592 may include a top level thermal conductivity structure 600 disposed above the top interconnect level 584. The top level thermal conductivity structure 600 may have a structure and may be formed, for example, as described in the commonly assigned patent application having patent application Ser. No. 15/361,390, filed simultaneously with this application, and which is incorporated herein by reference.

The integrated circuit 502 may further include graphitic vias 602 which are electrically coupled to the components 570. The graphitic vias 602 may conduct heat generated by the components 570 away from the substrate 504, possibly to the combined thermal routing structure 592, which may advantageously reduce an operating temperature of the components 570. The graphitic vias 602 may have structures and may be formed, for example, as described in the commonly assigned patent application having patent application Ser. No. 15/361,401, filed simultaneously with this application, and which is incorporated herein by reference.

While various embodiments of the present disclosure have been described above, it should be understood that they have been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the disclosure. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the disclosure should be defined in accordance with the following claims and their equivalents. 

What is claimed is:
 1. A packaged electronic device, comprising: an integrated circuit including a substrate, active components in the substrate, and an interconnect region on the substrate, the substrate including a semiconductor material; encapsulation material contacting the integrated circuit, the encapsulation material being electrically insulative; and a thermal conduit through the encapsulation material and contacting the integrated circuit, the thermal conduit including: a first cohered nanoparticle film that includes primarily nanoparticles and that extends from the substrate through the encapsulation material and that has a recess defined therein; and a second film disposed within the recess in the first cohered nanoparticle film that has a different composition than the first cohered nanoparticle film; the thermal conduit having a thermal conductivity higher than the encapsulation material touching the thermal conduit.
 2. The packaged electronic device of claim 1, wherein the first cohered nanoparticle film includes electrically insulative nanoparticles of a material selected from the group consisting of aluminum oxide, diamond, hexagonal boron nitride, cubic boron nitride, and aluminum nitride.
 3. The packaged electronic device of claim 1, wherein the first cohered nanoparticle film includes electrically conductive nanoparticles.
 4. The packaged electronic device of claim 1, wherein the first cohered nanoparticle film includes nanoparticles that include a metal selected from the group consisting of copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum, and gold, and the second film includes graphitic material.
 5. The packaged electronic device of claim 1, wherein: the integrated circuit includes bump pads at a top surface of the interconnect region of the integrated circuit; the bump pads are electrically coupled through bump bonds to leads of the packaged electronic device; the encapsulation material contacts a back surface of the substrate; and the thermal conduit extends through the encapsulation material on the back surface of the substrate.
 6. The packaged electronic device of claim 1, wherein a temperature measurement structure is thermally coupled to the thermal conduit at a location external to the encapsulation material.
 7. A device comprising: a substrate having a first side; an encapsulation material disposed on the first side of the substrate; and a first thermal feature disposed on the first side of the substrate and extending through the encapsulation material, wherein the first thermal feature includes: a first nanoparticle material disposed on the substrate such that the first nanoparticle material extends along a side surface of the encapsulation material to a top surface of the encapsulation material, wherein the first nanoparticle material has a recess defined therein; and a second material disposed within the recess in the first nanoparticle material, wherein the second material has a composition different from the first nanoparticle material and from the encapsulation material.
 8. The device of claim 7, wherein the first nanoparticle material consists of primarily nanoparticles.
 9. The device of claim 7 wherein a side surface of the first nanoparticle material extends along the side surface of the encapsulation material and extends above the top surface of the encapsulation material.
 10. The device of claim 9 wherein the second material extends above the top surface of the encapsulation material.
 11. The device of claim 7 further comprising a second thermal feature disposed on the first side of the substrate and extending through the encapsulation material.
 12. The device of claim 11, wherein the first thermal feature and the second thermal feature are separated by a region of the encapsulation material that physically contacts the first side of the substrate.
 13. The device of claim 7, wherein the first nanoparticle material includes nanoparticles that include a metal selected from a group consisting of copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum, and gold.
 14. The device of claim 7, wherein the second material includes a graphitic material, and the first nanoparticle material includes a material configured for catalysis of the graphitic material.
 15. The device of claim 14, wherein the graphitic material includes at least one material from a group consisting of graphite, graphitic carbon, graphene, and carbon nanotubes.
 16. The device of claim 7, wherein: the substrate has a second side disposed opposite the first side; and the device further comprises an interconnect disposed on the second side.
 17. An integrated circuit device comprising: a substrate that includes active components; an interconnect disposed on the substrate; encapsulation material disposed on the substrate and on the interconnect; and a plurality of thermal conduits disposed on the substrate that extend through the encapsulation material and that are separated from each other by the encapsulation material, wherein each of the plurality of thermal conduits includes: a first nanoparticle film that extends from the substrate through the encapsulation material; and a second film extending partially through the first nanoparticle film, wherein the second film has a composition different from the first nanoparticle film.
 18. The integrated circuit device of claim 17, wherein the encapsulation material extends to the substrate between the plurality of thermal conduits.
 19. The integrated circuit device of claim 17, wherein: the first nanoparticle film includes nanoparticles that include a metal selected from a group consisting of copper, nickel, palladium, platinum, iridium, rhodium, cerium, osmium, molybdenum, and gold; and the second film includes a graphitic material.
 20. The integrated circuit device of claim 17, wherein each of the plurality of thermal conduits includes a vertical sidewall that extends from the substrate to a height above the encapsulation material. 